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Receding horizon principleAbstract This paper investigates a new scheme for Finite State Model Predictive Control fed five
level Cascaded Multilevel Inverter. This proposed method uses 19 voltage vectors out of totally 125
voltage vectors of the Cascaded Multilevel inverter. Since this inverter has many switches, reducing
the average switching frequency is the matter of great importance for high voltage applications, as
they contribute to significant switching losses. Two schemes of Finite State Model Predictive Con-
trol (FSMPC) are proposed i.e. FSMPC1 employing the current control of the Cascaded Multilevel
inverter with less (19) voltage vectors and FSMPC2 aiming the control of inverter load current as
well as reducing the average switching frequency using 19 vectors. The performance of the proposed
schemes is compared with conventional 61 voltage vector scheme of the Cascaded multilevel Inver-
ter. The results show that both the proposed schemes perform well for steady state and dynamic
operating conditions.
 2016 Faculty of Engineering, Ain Shams University. Production and hosting by Elsevier B.V. This is an
open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
Multilevel inverter (MLI) has become popular and attracted
considerable interest in recent years. MLI includes a group
of power semiconductor devices and capacitor as voltage
sources generating a stepped voltage waveform which has
reduced harmonic distortion. The various advantages of
MLI are its capability of reducing voltage stress on powerswitches, dv/dt ratio and common mode voltage, thus increas-
ing the quality of the output [1]. There are number of different
topologies of MLI such as Cascaded MLI (CMLI), Diode
Clamped MLI (DCMLI) and Flying Capacitor MLI
(FCMLI). Out of which cascaded MLI has various advantages
such as modularity, flexibility, extendibility and reliability.
Cascaded MLI can also be realized by using a single Dc source
instead of multiple separate DC sources [3]. Various other
topologies of MLI have also been explored [2]. However they
have various disadvantages such as increase in number of
components such as diodes and capacitors and other problems
such as maintaining the common mode voltage which compli-
cates the controller.
MPC in recent years, has received significant attention and
has gained popularity in the power electronics and drives
568 W.R. Sultana et al.community. MPC, developed for process control applications,
in the 1970s, is used commonly in industry, with numerous
applications reported [4]. The basic concept of all predictive
control techniques is that decision of the controller is not cen-
tered on past state of system but on predicted behavior of the
state variables and proper selection of the controlled variables
either offline or online. MPC is also referred as receding hori-
zon control, as where its main concept is to imitate an infinite
prediction horizon by constantly sliding the prediction hori-
zon. The recent developments and new trends in the area of
MPC theoretical study and applications, are summarized in
[5].
Even though the concept was simple, MPC was seldom
used to control the power converters because of its computa-
tional complexity which was a burden to the processors.
Therefore with the evolution of new high speed processor,
the usage of MPC became a reality. In [6] the MPC is used
to control a VSI, where a discrete-time model of VSI was used
to predict the future value of the load current for all possible
voltage vectors generated by the inverter. Since then, MPC
has been used in various applications in power electronics such
as controlling DC–DC converters [7], in matrix converters [8].
They are also used in the speed control of an induction motor
[9] and Permanent magnet synchronous motor [10] where the
model of the machine is based on a linearized state-space rep-
resentation that describes the dynamics. Neural network based
model predictive control has also been reported for improving
power system dynamic performance over a wide range of oper-
ating conditions [11]. A multi-objective MPC (MOMPC) strat-
egy for controlling VSI in high-power applications is presented
in [12]. The various objectives used here along with optimizing
current are reducing switching losses, controlling the real andCell 1
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Figure 1 Block diagram of the MPC controller.reactive power, etc. The controller here uses the system model
to predict the system behavior in each sampling interval for
each voltage vector, and the most appropriate vector is then
chosen according to an optimization criterion. The foresaid lit-
eratures show that MPC can be used effectively for a VSI.
Even though the algorithm is effective, since filter is not used
here, the THD of the output voltage is more as it is the inher-
ent characteristics of a two level inverter.
Therefore MLIs have been considered for the MPC control
in the place of VSI. MPC can be used to control MLI such as
CMLI,DCMLI andFCMLI. In [13] aMPC controlledDCMLI
has been proposed, where theDCMLI in addition to controlling
the current has to incorporate an additional objective which is to
maintain its commonmode voltage constant, thus increasing the
controller’s complexity. In addition to this, the topology has
more number of devices in the form of diodes. In [14], a FCMLI
has been considered, where the topology has more number of
flying capacitors. Even though this inverter hasmany advantage
such as its modularity and the usage of lower number of voltage
sources even for increased number of level, controlling the
voltage of the capacitors increases the complexity of the con-
troller. Therefore a CMLI is chosen in this paper as the inverter
using MPC as the controller. Since for a five level inverter each
phase has to generate five voltage levels, a five level inverter has
125 voltage vectors out of which many voltage vectors are
redundant. 61 non-redundant voltage vectors have been used
for the control algorithm in [15]. In applications requiring very
high performance, the sampling time is often very small. In thoseVDC
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Figure 3 Representation of the Switching states. The number of
redundancies: 0 , 1 , 2 ,3 , 4 for a 61 voltage vector scheme.
Cascaded multilevel inverter 569situations, checking the prediction for all the 61 vectors in a very
small sampling time becomes cumbersome. The proposed work
here minimizes the voltage vectors further to 19 vectors for the
control of the MLI, reducing the calculation burden of the
controller.
This work has been divided as follows: Section 2 briefs about
the MPC concepts followed by Section 3 which describes about
the predictive current control of CMLI. Section 4 explains the
proposed work and the results and discussion are described in
Section 5. Finally Section 6 gives the conclusion.
2. Proposed work
A five level inverter has 125 voltage vectors. The large number
of voltage vector increases the amount of calculation and
therefore the burden of the processor. Since there may be delay
because of this, the prediction horizon should also be
increased. These problems can be minimized, if the number
of the voltage vectors is reduced. In [15], the 125 voltage vec-Figure 4 Flowchart fotors of a five level CMLI have been reduced to 61 by eliminat-
ing redundant voltage vectors and using only the 61 non-
redundant voltage vectors. A comparison is made with 125
voltage vector scheme and is proved that the 61 voltage vector
scheme works satisfactorily for a five level CMLI.
In this paper, a FSMPC technique that reduces the 61 volt-
age vectors to 19 voltage vectors is proposed. This reduces the
amount of calculations in each sampling period without com-
promising on the performance of the CMLI, thus making it fit
for application in a standard control platform. This technique
can be implemented to any multilevel inverter with a higher
levels and switching states. The following are the two cases
proposed viz. FSMPC1 and FSMPC2.
2.1. Case 1
Here, the proposed FSMPC1 fed five level CMLI aims to con-
trol the inverter load current using a reduced number of volt-
age vectors i.e. 19 vectors. This method is compared with ther FSMPC2 scheme.
570 W.R. Sultana et al.standard 61 voltage vector scheme. The results show that this
MPC is very effective in reducing the harmonics in the current
and while there is a step change in the reference current and
therefore shows an excellent steady state and dynamic
response.
2.2. Case 2
The proposed FSMPC2, controls the same CMLI with 19 volt-
age vectors mainly reduces the average switching frequency,
which is done by including this in the cost function. Thus,
FSMPC2 in addition to controlling the inverter output current
reduces the average switching frequency and therefore the
switching losses. These objectives are achieved using 19 switch-
ing states and thus reducing the calculation complexity and the
computational burden of the processor for each sampling time.
This scheme is compared to the 61 vector scheme which also
includes the reduction in average switching frequency as its
second objective.
3. Model predictive control
Predictive control presents a group of controllers that have
found a forefront position nowadays in power converters. A
classification for different predictive control methods is dead-
beat based controllers, hysteresis based controllers, trajectory
based controllers and MPC. Out of which MPC is advanta-
geous comparatively because of its lower complexity, ability
to perform online optimization and the absence of the modu-
lator stage [16]. MPC uses the system model for the variable
prediction, until a time in the horizon by taking the actual
or optimal actuations by the cost function minimization.
Due to the wide range of advantages such as intuition, inclu-
sion of the multi variables, and constraints, the designing qual-
ity of the model has an influence on the controller.Table 2 19 Voltage vectors of the proposed FSMPC.
S. no. Voltage vectors Voltage levels
1 v0 = (2 + 1.1547j) * Vdc [424]
2 v1 = 2 * Vdc [411]
3 v2 = (21.1547j) * Vdc [402]
4 v3 = (10.5774j) * Vdc [321]
5 v4 = (1 + 0.5774j) * Vdc [321]
6 v5 = (11.732j) * Vdc [303]
7 v6 = (1 + 1.732j) * Vdc [330]
8 v7 = 0; [222]
9 v8 = (2.3094j) * Vdc [204]
Table 1 Voltage level, its corresponding voltage vectors and
non-redundant vectors.
Cell Total number of
voltage vectors
Non-redundant
voltage vectors
Voltage vectors in the
proposed method
2 125 61 19
X (2X+ 1)3 12X2 + 6X+ 1 4X2 + 3The basic ideas of MPC are as follows: building a model for
prediction, representing the required behavior of the system
using cost function and minimizing this cost function to pro-
duce the actual command [17]. The main advantage lies in con-
trol of the various variables at the same time including the
restrictions. This is especially important because, here we are
dealing with units of different kind and magnitude of variables
that are getting controlled.
The discrete time model of the MPC using the state space
model is
xðkþ 1Þ ¼ AxðkÞ þ BuðkÞ ð1Þ
yðkÞ ¼ CxðkÞ þDuðKÞ ð2Þ
where x, u, and y denote, the state, input, and output variables.
Eq. (3) defines the cost function of the system denoted by J in
such a way the behavior of entire system is described taking the
references, future states and their actuations into account as
well as the error between the predicted and the reference vari-
ables such as power error [18], torque error and in this case
load current error.
J ¼ fðxðkÞ; uðkÞ; . . . :; uðkþNÞÞ ð3Þ
uðkÞ ¼ ½10 . . . . . . 0argminuJ ð4Þ
where J denotes the cost function of MPC problem. Since the
MPC is an optimization problem and in each sampling instant
the problem is solved using the updated data and a sequence of
new actuations each time. Using the system model and the
data until the time k the prediction can be up to kþN in
the horizon of time. The process is repeated with measured
data each time (see Figs. 1 and 4).
4. Predictive current control for a CMLI
A five level CMLI shown in Fig. 2 has 2 cells in each phase
[19]. Each cell is fed from separate DC voltage source and will
generate a 5 level output voltage. If a CMLI contains X cells
and L levels, then a L level CMLI will have XL number of volt-
age vectors. So a five level CMLI contains 125 voltage vectors
[20].
The MPC algorithm for a CMLI works was explained
below:
 The value of the reference current i* is obtained from the
outer control loop and the load current im measured in
the discrete domain.S. no. Voltage vectors Voltage levels
10 v9 = (2.3094j) * Vdc [240]
11 v10 = (1.1574j) * Vdc [231]
12 v11 = (1.1547j) * Vdc [213]
13 v12 = (1 + 0.5774j)*Vdc [132]
14 v13 = (10.5774j) * Vdc [123]
15 v14 = (1 + 1.732j) * Vdc [141]
16 v15 = (11.732j) * Vdc [114]
17 v16 = (21.1547j) * Vdc [024]
18 v17 = (2 * Vdc) [033]
19 v18 = (2 + 1.1547j) * Vdc [042]
Table 3 Simulation parameters.
Variable Description Value
X Cells per phase 2
RL Load resistance 10 (X)
LL Load inductance 20 (mH)
Ts Sample time for predictive control 40 (ls)
Vdc Input DC voltage 400 (V)
Iref Reference current amplitude and
frequency
50 (A), 50
(Hz)
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Figure 5 Results for FSMPC1 scheme for 61 vectors: (a) output
current and (b) enlarged view of the output current.
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Figure 6 Results for FSMPC1 scheme for 19 vectors: (a) output
current and (b) enlarged view of the output current.
Cascaded multilevel inverter 571 The load current i(k+ 1) is predicted in the next sampling
instant for different voltage vectors using the model of the
system.
 The cost function J is evaluated for all the current errors
generated between the reference and the predicted currents. The error value that minimizes the cost function J, is
selected and its corresponding voltage vectors and its corre-
sponding switching states are given to the inverter.
 The inverter now implements this switching state, and pro-
duces the desired current.
4.1. System model
The inverter modeling is based on the output levels
vanðtÞ ¼ vaNðtÞ þ vNnðtÞ ð5Þ
where vaN is the inverter output voltage of phase a, and vNn is
the common-mode voltage, defined in terms of the inverter
voltages as
vNnðtÞ ¼ vaNðtÞ þ vbNðtÞ þ vcNðtÞ
3
ð6Þ
The load model is as follows
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Figure 7 Results for (a) output current for a step change in
reference, (b) enlarged view of the output current, and (c) current
error for 61 vector scheme.
(a)
0 0.01 0.02 0.03 0.04 0.05 0.06
-60
-40
-20
0
20
40
60
time
cu
rr
en
t
(b)
(c)
0.025 0.026 0.027 0.028 0.029 0.03 0.031 0.032 0.033 0.034 0.03
-30
-20
-10
0
10
20
30
40
50
time
cu
rr
en
t
0 0.01 0.02 0.03 0.04 0.05 0.06
-5
0
5
10
15
20
25
30
35
40
45
time
er
ro
r
Figure 8 Results for (a) output current for a step change in
reference, (b) enlarged view of the output current, and (c) current
error for 19 vector scheme.
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dt
þ Ria þ ea ð7Þ
vbn ¼ Ldib
dt
þ Rib þ eb ð8Þ
vcn ¼ Ldic
dt
þ Ric þ ec ð9ÞBy applying the Laplace transform to the above equations
transfer functions from voltage to current at the RL load are
obtained:
Cascaded multilevel inverter 573Ia
Van  Ea ¼
1
Lsþ R ð10Þ
Ia
Vbn  Eb ¼
1
Lsþ R ð11Þ
Ia
Vcn  Ec ¼
1
Lsþ R ð12Þ
For generating the voltage vectors we use the state space
analysis in order to find the predictive value of the current
a ¼ ej2p=3 ¼  1
2
þ j
p
3
2
ð13Þ
v ¼ 2
3
ðvaN þ vbN þ vcNÞ ð14Þ
vaN ¼ sa  Vdc ð15Þ
vbN ¼ sb  Vdc ð16Þ
vcN ¼ sc  Vdc ð17Þ
For example, for switching state (Sa, Sb, Sc) = (0, 0, 0) gener-
ates voltage vector V0 defined as
v0 ¼ 2
3
ð0þ a0þ a20Þ ¼ 0 ð18Þ
Calculation of all 125 vectors for each instant will be bur-
den for the controller instead of calculating all the 125 vectors
by removing the residues we will get 61 voltage vectors among
(Receding horizon principle) [5]. Those 61 vectors are repre-
sented in the hexagon given below.
Fig. 3 shows the 61 voltage vectors for a five level CMLI.
This voltage vectors are plotted in real and imaginary axis cal-
culated based on the redundancy of the vectors.0 0.01 0.02 0
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Figure 10 Selection of 19 voltage vectorsIn the hexagon, switching states which are in the inner most
layer ( ) have one switching state and therefore represent the
redundancy value equal to 4. The layer outer to it ( ) has 6
switching states and has the redundancy equal to 3. The next
layer ( ) has the switching states having the redundancy equal
to 2. The layer outer ( ) to it and the outermost layer ( ) have
the redundancy equivalent to 1 and 0 respectively.5. Predictive controller with reduced computation
The number of voltage vectors for the proposed method is
deduced through the switching states where we get the alge-
braic sum of all three phases equal to zero. For example con-
sider a phase for 5- level inverter having voltage 2Vdc i.e.
Va = 2Vdc and if the sum of the voltages of remaining two vec-
tors should be equal to 2Vdc i.e. Vb þ Vc ¼ 2Vdc such that
voltage balance occurs which is shown in Eq. (19)
Va þ Vb þ Vc ¼ 0 ð19Þ
The switching states corresponding to these voltage vectors
are chosen. The inverter operates for these 19 switching states.
Therefore 19 such vectors are chosen this proposed work.
Table 1 gives the details about the voltage levels and its corre-
sponding redundant and non-redundant vectors. It also shows
the number of voltage vector for our proposed method.
All the 19 voltage vectors used for this work for a five level
CMLI are shown in Table 2. It shows the detailed description
of each of the 19 voltage vectors and its corresponding voltage
levels..03 0.04 0.05 0.06
e
verter for FSMPC1 scheme.
3 0.04 0.05 0.06
e
for various sampling time (FSMPC1).
60
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In this case, the cost function (J) aims at achieving the control
of the inverter load current using the above mentioned 19 vec-
tors. The cost shown in Eq. (20) includes this objective. Cost
function for the current control of the inverter is given by
J ¼ jiaðkþ 1Þ  ipaðkþ 1Þj þ jibðkþ 1Þ  ipbðkþ 1Þj ð20Þ
where ipaðkþ 1Þ, ipbðkþ 1Þ are the real and imaginary parts of
the predicted load current vector ip(k+ 1), iaðkþ 1Þ,
ibðkþ 1Þ are the real and imaginary parts of the reference cur-
rents. The current prediction can be done through the Euler
equation
di
dt
¼ iðkþ 1Þ  iðkÞ
Ts
ð21Þ
so the predicted current is as follows
ipðkþ 1Þ ¼ ð1 ðRTsÞ=LÞiðkÞ þ Ts=LðvðkÞ  e^ðkÞÞ ð22Þ
where R is the load resistance, L is the inductance, TS is the
sampling time, e^ represents the back EMF
For every sampling time, the controllers calculates the val-
ues of all the 19 vectors and the switching states will be chan-
ged, such that the vector which is having minimum error and
its corresponding switching state causing it will be fed as the
input switching states to the inverter for that sampling. The(a)
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Figure 11 Results for FSMPC2 scheme for 61 vectors: (a) output
current and (b) enlarged view of the output current.system is simulated for the sampling time of 40 ls, inductance
of 20 mH, resistance of 100 X and source voltage of 300 V.5.2. Case 2
In this case, the cost function aims at achieving two objectives
viz., controlling the load current and reducing the average
switching frequency. The cost shown in Eq. (20) includes only
the objective of controlling current. The new objective function
for this case is as follows:
J ¼ iaðkþ 1Þ  ipaðkþ 1Þ
 þ ibðkþ 1Þ  ipbðkþ 1Þ 
þ k2
X
i¼a;b;c
Skþ1i  Ski
  ! ð23Þ
where Ski and S
kþ1
i denote the switching state of phase i (i= a,
b, c) in the current sampling time (between kth and (k+ 1)th
sampling instant) and the subsequent sampling time (between
(k+ 1)th and (k+ 2)th sampling instant), respectively.
Ski ¼ 0 or 1, where 0 means that the top switch is off and the
lower switch is on, and for 1 it is just the opposite.(a)
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Figure 12 Results for FSMPC2 scheme for 19 vectors: (a) output
current and (b) enlarged view of the output current.
Cascaded multilevel inverter 575For instance, supposing that the voltage vector 1 V1(100) is
applied at the present sampling period and V 3(010) at the
next sampling period, then one obtains Ska ¼ 1, Skb ¼ 0,
Skc ¼¼ 0; Skþ1a ¼ 0, Skþ1b ¼ 1, and Skþ1c ¼ 0. Consequently,
according to the second term of the cost function in Eq.
(23), the total commutation instants of the switch, C can be
obtained in this way, as C =|1  0| + |0  1| + |0  0| = 2.
The second term contributes to switching frequency reduction
and k2 is the weighting factor for second objective. Here the(a)
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Figure 13 Results for (a) output current for a step change in
reference, (b) enlarged view of the output current, and (c) current
error for 61 vector scheme.value of k2 is taken as 0.7, so that higher priority is given to
the current control. A large value for the weighting factor k2
implies a higher priority for this objective. The cost function
uses only 19 vectors for the computations in each sampling
time reducing the computation time and in turn the effort
taken by the processor. Table 3 gives the simulation parame-
ters that are used for this work.(a)
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Figure 14 Results for (a) output current for a step change in
reference, (b) enlarged view of the output current, and (c) current
error for 19 vector scheme.
Table 4 THD analysis of the output current waveforms.
Scheme 61 Vectors (%) 19 Vectors (%)
FSMPC1 1.46 2.65
FSMPC2 2.12 3.47
576 W.R. Sultana et al.6. Results and discussion
6.1. FSMPC1
Simulations of a 2-cell 3-phase CHB inverter with a RL load
were carried out using MATLAB/Simulink, using the param-
eters listed in Table 3. The simulation was carried out in core
i5 4200U CPU@1.6 GHz processor. These simulations com-
pare the proposed FSMPC control scheme having 19 inverter
voltage vectors and inverter having 61 voltage vectors.
Figs. 5 and 6(a) and (b) show the output currents for all the
three phases, enlarged view of a section of load current show-
ing the tracking of the predicted current with the reference cur-
rent, for both the 61 voltage vectors and 19 voltage vectors
respectively. It is seen that the output current shows a THD
of 1.46% and 2.69% respectively for both the cases. The 19
vector Model of the MPC has the THD slightly more, but well
within the IEEE standards.
The ability to respond fast to the dynamic step change in
reference current has always been a merit of MPC which is
shown in Figs. 7 and 8a and its enlarged view shown in
Figs. 7 and 8b. Here it is seen that the proposed methods show
very small and insignificant lag when compared to the conven-
tional scheme. Figs. 7 and 8c shows the error of the predicted
load current and the reference current, which when compared
between the two schemes depicts that 19 vector scheme has
more error but is very negligible. So, these are some trade-
offs, which are affordable since they are well within the limits.0 0.01 0.02 0.
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Figure 16 Selection of 19 voltage vectors
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Figure 15 Output voltage oFig. 9 shows the phase load voltage of the proposed FSMPC1
control algorithm for 19 vectors.
Fig. 10 shows change in switching frequency with respect to
time. This is seen from the variation of the voltage vector (1–
19) and time which shows that the switching frequency to be
more in FSMPC1. If this inverter is used for high voltage
applications the switching losses would be more. The results
of the proposed FSMPC1 indicate that inverter works really
well for steady state as well as dynamic changes with the qual-
ity of current to be exceptionally good.
6.2. FSMPC2
This FSMPC2 includes the reduction in switching frequency as
the second objective in the cost function in addition to the cur-
rent control. Figs. 11 and 12 depict the inverter output current,
its enlarged view showing the tracking of predicted current
with its reference current, for 61 vector scheme as well as 19
vector scheme.03 0.04 0.05 0.06
e
for various sampling time (FSMPC2).
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f inverter for FSMPC2.
Cascaded multilevel inverter 577The results show that the switching frequency of the inver-
ter is reduced to half without significantly affecting the perfor-
mance, when THD of the current is found to be 2.12% for 61
vector scheme and 3.47% for the 19 vector scheme. Even
though the THD of the 19 vector scheme is more, our objective
of reducing the average switching frequency is served.
Figs. 13 and 14(a)–(c) show the response of the output cur-
rent for dynamic changes. It is seen that the inverter adapts itself
quickly. Even though the lag of 19 vector scheme is a bit more
than the same for 61 vectors, it’s an affordable trade-off, since
these values are well within the IEEE standards. Fig. 15 depicts
inverter output voltage of the 19 vector scheme.
Fig. 16 shows the voltage vector variation with respect to
time for FSMPC2 scheme. When comparing Figs. 10 and 16,
it is seen that the average switching frequency for FSMPC2
has been considerably reduced (halved). Based on these results,
on comparing the results of 61 vector scheme and 19 vector
scheme, it can be decided that the FSMPC2 performs well in
steady state as well as dynamic condition. These are obtained
even though there is a slight change in the objective function.
Table 4 shows the percentage of THD of the output current
waveform for 61 vectors and 19 vectors for both the schemes.
61 vector scheme takes about 50 ls for the execution of the
algorithm whereas the 19 vector scheme execute in about 27 ls.
By using the 19 vector scheme the execution time of both the
FSMPC1 and FSMPC2 algorithm reduces to about half the
time of the 61 vector scheme.
7. Conclusion
In this work, a computationally efficient FSMPC for a five
level CMLI is proposed. The main contribution of this paper
is to make the MPC controller work using only 19 voltage vec-
tors in place of conventional 61 voltage vectors for a five level
CMLI. This simplifies the execution of the MPC algorithm,
paving a way for significant reduction in the computational
time. This is achieved by considering two cases namely
FSMPC1 and FSMPC2. The first case takes only the control
of current as the objective for which the results obtained show
an exceptional steady state and dynamic performances. The
second case discussed makes use of the excellent ability of
MPC to multitask, by adding one more objective which is to
reduce the average switching frequency in addition to control-
ling the load current. This is especially important, since switch-
ing losses and therefore switching frequency is significant for
high-power applications. The trade-off of this MPC is that
the current is distorted, but well within the limits of IEEE stan-
dards. The results shown prove that this MPC works well in
steady state and dynamic conditions too. Therefore in scenar-
ios where faster computation is required, we can use the
FSMPC1 and in applications where the inverter is used for
high power rating, the FSMPC2 is used. The work can be fur-
ther extended to incorporate various other objectives in MPC
algorithm.
References
[1] Alaboudy AH, Daoud Ahmed A, Desouky Sobhy S, Salem
Ahmed A. Converter controls and flicker study of PMSG-based
grid connected wind turbines. Ain Shams Eng J 2013;4(1):75–91.[2] Khounjahan H, Banaei MR, Farakhor Amir. A new low cost
cascaded transformer multilevel inverter topology using minimum
number of components with modified selective harmonic elimi-
nation modulation. Ain Shams Eng J 2015;6:67–73.
[3] Panda Anup Kumar, Suresh Yellasiri. Research on cascade
multilevel inverter with single DC source by using three-phase
transformers. Electr Power Energy Syst 2012;40:9–20.
[4] Joe Qina S, Badgwell Thomas A. A survey of industrial model
predictive control technology. Control Eng Pract 2003;11
(7):733–64.
[5] Xi Yu-Geng, Li De-Wei, Lin Shu. Model predictive control|status
and challenge. Acta Autom Sin 2013;39(3):222–36.
[6] Rodrı´guez Jose´, Pontt Jorge, Silva CA, Correa Pablo, Lezana
Pablo, Corte´s Patricio. Ulrich Ammann predictive current control
of a voltage source inverter. IEEE Trans Ind Electron 2007;54
(1):495–503.
[7] K¨onig Oliver, Gregorc Gregor, Jakubek Stefan. Model predictive
control of a DC–DC converter for battery emulation. Control
Eng Pract 2013;21:428–40.
[8] Abdel-Rahim Omar, Abu-Rub Haitham, Kouzou Abdellah.
Nine-to-three phase direct matrix converter with model predic-
tive control for wind generation system. Energy Proc 2013;
42:173–82.
[9] Miranda H, Corte´s P, Yuz Juan I, Rodrı´guez Jose´. Predictive
torque control of induction machines based on state-space
models. IEEE Trans Ind Electron 2009;56(6):1916–24.
[10] Chai S, Wang L, Rogers E. Model predictive control of a
permanent magnet synchronous motor with experimental valida-
tion. Control Eng Pract 2013;21:1584–93.
[11] Kassem Ahmed M. Neural predictive controller of a two-area
load frequency control for interconnected power system. Ain
Shams Eng J 2010;1(1):49–58.
[12] Hu Jiefeng, Zhu Jianguo, Lei Gang, Platt Glenn, Dorrell David
G. Multi-objective model-predictive control for high-power con-
verters. IEEE Trans Energy Convers 2013;28(3).
[13] Yaramasu Venkata, Wu Bin, Chen Jin. Model-predictive control
of grid-tied four-level diode-clamped inverters for high-power
wind energy conversion systems. IEEE Trans Power Electron
2014;29(6):2861–73.
[14] Ramakrishna Reddy K, Koti Reddy G. Five level flying-capacitor
multilevel converter using dynamic voltage restorer. Int J Power
Syst Oper Energy Manage 2011;1(2):59–65.
[15] Corte´s P, Wilson A, Kouro S, Rodriguez Jose, Abu-Rub H.
Model predictive control of multilevel cascaded H-bridge invert-
ers. IEEE Trans Ind Electron 2010;57(8):2691–9.
[16] Rodriguez Jose, Cortes Patricio. Predictive control of power
converters and electric drives. John Wiley and sons Ltd;
2012.
[17] Geyer T. A comparison of control and modulation schemes for
medium-voltage drives: emerging predictive control concepts
versus PWM-based schemes. IEEE Trans Ind Appl 2011;47
(3):1380–9.
[18] Scoltock J, Geyer T, Madawala U. Model predictive direct power
control for a grid-connected converter with an LCL-filter. In:
Proceedings of IEEE Int. Conf. on Industrial Technology (ICIT);
2013. p. 588–93.
[19] Wilson A, Cortes P, Kouro S, Rodriguez J, Abu-Rub H. Model
predictive control for cascaded H-bridge multilevel inverters
with even power distribution. In: Proceedings of IEEE Inter-
national Conference on Industrial Technology (ICIT); 2010. p.
1271–6.
[20] Han Jingang, Zhao Ming, Peng Dongkai, Tang Tianhao.
Improved model predictive current control of cascaded H-
Bridge multilevel converter. In: Proceedings of IEEE Interna-
tional Symposium on Industrial Electronics (ISIE); 2013.
p. 1–5.
578 W.R. Sultana et al.Razia Sultana W received the B.E. degree in
Electrical and electronics Engineering from
Madras University, Chennai, Tamil Nadu,
India, in the year 2004. She received the M.
Tech degree from SRM University, Tamil
Nadu, India, 2006. She is currently working as
Assistant Professor and pursuing Ph.D in VIT
University, Vellore, Tamil Nadu, India. Her
research interests include Control of multi-
level inverters, Mathematical modeling of
electrical systems, and Control of high per-
formance electrical drivesSarat Kumar Sahoo was born in Dhenkanal,
Orissa, India, in 1973. He received the M.
Tech degree from Visveswaraih Technological
University, Belgaun, India, in 2002. He
received the Ph.D. degree from JNTU,
Hyderabad, India, in 2011. His research
interests include power electronics and control
of high performance drives. He is currently
working as Associate Professor in the School
of Electrical Engineering at VIT University,
Vellore, India.Sesha Saikiran K. received the B.Tech degree
in Electrical and Electronics engineering from
DVR & Dr HS MIC College Technology,
affiliated to JNTUK, Kanchikacherla,
Andhra Pradesh. He is currently pursuing the
M.Tech degree in Power Electronics and
drives, in VIT University, Vellore, Tamil
Nadu, India. His fields of interest include
power electronics & drives, micro controller,
power Electronics applications to power sys-
temsG.R.T. Rajasekhar Reddy received the B.Tech
degree in Electrical and Electronics engineer-
ing from Vignans Lara Institute of Technol-
ogy and Science affiliated to JNTUK, Guntur,
Andhra Pradesh. He is currently pursuing the
M.Tech degree in Power Electronics and
drives in VIT University, Vellore, Tamil
Nadu, India. His fields of interest include
Power electronics and drives, Power Elec-
tronics applications to Power systems &
Renewable Energy systems.P. Harshavardhan Reddy received the B.Tech
degree in Electrical and Electronics engineer-
ing from Lakireddy Balireddy college of
Engineering, Mylavaram, Andra pradesh. He
is currently pursuing the M.Tech in Power
Electronics and drives in VIT University,
Vellore, Tamil Nadu, India. His fields of
interest include power semiconductor devices
and advanced electrical machine drives.
